srst_gates_jtag option. at91sam9260 needs retesting, and possibly srst_gates_jtag added to reset_config. Could i.MX27 be a case where srst does not pull trst, but really srst gates jtag clock?
git-svn-id: svn://svn.berlios.de/openocd/trunk@2720 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
@@ -1021,6 +1021,17 @@ int arm7_9_assert_reset(target_t *target)
|
||||
return ERROR_FAIL;
|
||||
}
|
||||
|
||||
/* at this point trst has been asserted/deasserted once. We want to
|
||||
* program embedded ice while SRST is asserted, but some CPUs gate
|
||||
* the JTAG clock while SRST is asserted
|
||||
*/
|
||||
bool srst_asserted = false;
|
||||
if (((jtag_reset_config & RESET_SRST_PULLS_TRST) == 0) && ((jtag_reset_config & RESET_SRST_GATES_JTAG) == 0))
|
||||
{
|
||||
jtag_add_reset(0, 1);
|
||||
srst_asserted = true;
|
||||
}
|
||||
|
||||
if (target->reset_halt)
|
||||
{
|
||||
/*
|
||||
@@ -1053,7 +1064,7 @@ int arm7_9_assert_reset(target_t *target)
|
||||
if (jtag_reset_config & RESET_SRST_PULLS_TRST)
|
||||
{
|
||||
jtag_add_reset(1, 1);
|
||||
} else
|
||||
} else if (!srst_asserted)
|
||||
{
|
||||
jtag_add_reset(0, 1);
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user