build: cleanup src/target directory
Change-Id: Ia055b6d2b5f6449a38afd0539a8c66e7d7e0c059 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/430 Tested-by: jenkins
This commit is contained in:
@@ -16,6 +16,7 @@
|
||||
* Free Software Foundation, Inc., *
|
||||
* 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
|
||||
***************************************************************************/
|
||||
|
||||
#ifndef ARMV7A_H
|
||||
#define ARMV7A_H
|
||||
|
||||
@@ -25,12 +26,10 @@
|
||||
#include "armv4_5_cache.h"
|
||||
#include "arm_dpm.h"
|
||||
|
||||
enum
|
||||
{
|
||||
enum {
|
||||
ARM_PC = 15,
|
||||
ARM_CPSR = 16
|
||||
}
|
||||
;
|
||||
};
|
||||
|
||||
#define ARMV7_COMMON_MAGIC 0x0A450999
|
||||
|
||||
@@ -49,8 +48,7 @@ struct armv7a_l2x_cache {
|
||||
uint32_t way;
|
||||
};
|
||||
|
||||
struct armv7a_cachesize
|
||||
{
|
||||
struct armv7a_cachesize {
|
||||
uint32_t level_num;
|
||||
/* cache dimensionning */
|
||||
uint32_t linelen;
|
||||
@@ -64,38 +62,32 @@ struct armv7a_cachesize
|
||||
uint32_t way_shift;
|
||||
};
|
||||
|
||||
|
||||
struct armv7a_cache_common
|
||||
{
|
||||
struct armv7a_cache_common {
|
||||
int ctype;
|
||||
struct armv7a_cachesize d_u_size; /* data cache */
|
||||
struct armv7a_cachesize i_size; /* instruction cache */
|
||||
struct armv7a_cachesize i_size; /* instruction cache */
|
||||
int i_cache_enabled;
|
||||
int d_u_cache_enabled;
|
||||
/* l2 external unified cache if some */
|
||||
void *l2_cache;
|
||||
int (*flush_all_data_cache)(struct target *target);
|
||||
int (*display_cache_info)(struct command_context *cmd_ctx,
|
||||
int (*flush_all_data_cache)(struct target *target);
|
||||
int (*display_cache_info)(struct command_context *cmd_ctx,
|
||||
struct armv7a_cache_common *armv7a_cache);
|
||||
};
|
||||
|
||||
|
||||
struct armv7a_mmu_common
|
||||
{
|
||||
/* following field mmu working way */
|
||||
struct armv7a_mmu_common {
|
||||
/* following field mmu working way */
|
||||
int32_t ttbr1_used; /* -1 not initialized, 0 no ttbr1 1 ttbr1 used and */
|
||||
uint32_t ttbr0_mask;/* masked to be used */
|
||||
uint32_t os_border;
|
||||
|
||||
int (*read_physical_memory)(struct target *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer);
|
||||
int (*read_physical_memory)(struct target *target, uint32_t address, uint32_t size,
|
||||
uint32_t count, uint8_t *buffer);
|
||||
struct armv7a_cache_common armv7a_cache;
|
||||
uint32_t mmu_enabled;
|
||||
};
|
||||
|
||||
|
||||
|
||||
struct armv7a_common
|
||||
{
|
||||
struct armv7a_common {
|
||||
struct arm arm;
|
||||
int common_magic;
|
||||
struct reg_cache *core_cache;
|
||||
@@ -124,8 +116,7 @@ struct armv7a_common
|
||||
static inline struct armv7a_common *
|
||||
target_to_armv7a(struct target *target)
|
||||
{
|
||||
return container_of(target->arch_info, struct armv7a_common,
|
||||
arm);
|
||||
return container_of(target->arch_info, struct armv7a_common, arm);
|
||||
}
|
||||
|
||||
/* register offsets from armv7a.debug_base */
|
||||
@@ -169,7 +160,7 @@ int armv7a_arch_state(struct target *target);
|
||||
int armv7a_identify_cache(struct target *target);
|
||||
int armv7a_init_arch_info(struct target *target, struct armv7a_common *armv7a);
|
||||
int armv7a_mmu_translate_va_pa(struct target *target, uint32_t va,
|
||||
uint32_t *val,int meminfo);
|
||||
uint32_t *val, int meminfo);
|
||||
int armv7a_mmu_translate_va(struct target *target, uint32_t va, uint32_t *val);
|
||||
|
||||
int armv7a_handle_cache_info_command(struct command_context *cmd_ctx,
|
||||
|
||||
Reference in New Issue
Block a user