auracaster/openocd
3
0
Fork 1
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

target: fix minor typos and duplicated words

Browse Source 
Change-Id: I8deb0017dc66a243e3dd51e285aa086db500decd
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: http://openocd.zylin.com/5766
Tested-by: jenkins
This commit is contained in:
Antonio Borneo
2020-07-12 20:25:00 +02:00
parent 3e6f4f8b21
commit 480ba8ca88
47 changed files with 114 additions and 114 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/target/arm_disassembler.c
View File

@@ -92,8 +92,8 @@
* the Cortex-M implementations).
*/
/* textual represenation of the condition field
* ALways (default) is ommitted (empty string) */
/* textual representation of the condition field
* ALways (default) is omitted (empty string) */
static const char *arm_condition_strings[] = {
"EQ", "NE", "CS", "CC", "MI", "PL", "VS", "VC", "HI", "LS", "GE", "LT", "GT", "LE", "", "NV"
};
@@ -2896,7 +2896,7 @@ int thumb_evaluate_opcode(uint16_t opcode, uint32_t address, struct arm_instruct
instruction->instruction_size = 2;
if ((opcode & 0xe000) == 0x0000) {
/* add/substract register or immediate */
/* add/subtract register or immediate */
if ((opcode & 0x1800) == 0x1800)
return evaluate_add_sub_thumb(opcode, address, instruction);
/* shift by immediate */
@@ -2904,7 +2904,7 @@ int thumb_evaluate_opcode(uint16_t opcode, uint32_t address, struct arm_instruct
return evaluate_shift_imm_thumb(opcode, address, instruction);
}
/* Add/substract/compare/move immediate */
/* Add/subtract/compare/move immediate */
if ((opcode & 0xe000) == 0x2000)
return evaluate_data_proc_imm_thumb(opcode, address, instruction);