auracaster/openocd
3
0
Fork 1
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM11: remove old mrc/mcr commands

Browse Source 
Switch to new commands in config scripts

Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
This commit is contained in:
Øyvind Harboe
2009-10-26 14:39:32 +01:00
parent 1f357869c1
commit c202ba7d34
5 changed files with 9 additions and 129 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
doc/openocd.texi
View File

@@ -1502,7 +1502,7 @@ proc setc15 @{regs value@} @{
echo [format "set p15 0x%04x, 0x%08x" $regs $value]
arm11 mcr $TARGETNAME 15 [expr ($regs>>12)&0x7] \
mcr 15 [expr ($regs>>12)&0x7] \
[expr ($regs>>0)&0xf] [expr ($regs>>4)&0xf] \
[expr ($regs>>8)&0x7] $value
@}
@@ -5796,15 +5796,6 @@ Without arguments, the current settings are displayed.
@subsection ARM11 specific commands
@cindex ARM11
@deffn Command {arm11 mcr} pX opc1 CRn CRm opc2 value
Write @var{value} to a coprocessor @var{pX} register
passing parameters @var{CRn},
@var{CRm}, opcodes @var{opc1} and @var{opc2},
and the MCR instruction.
(The difference beween this and the MCR2 instruction is
one bit in the encoding, effecively a fifth parameter.)
@end deffn
@deffn Command {arm11 memwrite burst} [value]
Displays the value of the memwrite burst-enable flag,
which is enabled by default. Burst writes are only used
@@ -5821,15 +5812,6 @@ which is enabled by default.
If @var{value} is defined, first assigns that.
@end deffn
@deffn Command {arm11 mrc} pX opc1 CRn CRm opc2
Read a coprocessor @var{pX} register passing parameters @var{CRn},
@var{CRm}, opcodes @var{opc1} and @var{opc2},
and the MRC instruction.
(The difference beween this and the MRC2 instruction is
one bit in the encoding, effecively a fifth parameter.)
Displays the result.
@end deffn
@deffn Command {arm11 step_irq_enable} [value]
Displays the value of the flag controlling whether
IRQs are enabled during single stepping;