armv8: allow halt on exception
add command 'catch_exc' to halt a core on entering any of Secure EL1 or EL3 or Non-Secure EL1 or EL2. Change-Id: I0c68e247af68dd96616855a9bc1063c277d222e5 Signed-off-by: Matthias Welwarsky <matthias.welwarsky@sysgo.com> Reviewed-on: http://openocd.zylin.com/4479 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>
This commit is contained in:
committed by
Matthias Welwarsky
parent
21687eb983
commit
db429c34d0
@@ -1381,13 +1381,15 @@ void armv8_dpm_report_dscr(struct arm_dpm *dpm, uint32_t dscr)
|
||||
case DSCRV8_ENTRY_BKPT: /* SW BKPT (?) */
|
||||
case DSCRV8_ENTRY_RESET_CATCH: /* Reset catch */
|
||||
case DSCRV8_ENTRY_OS_UNLOCK: /*OS unlock catch*/
|
||||
case DSCRV8_ENTRY_EXCEPTION_CATCH: /*exception catch*/
|
||||
case DSCRV8_ENTRY_SW_ACCESS_DBG: /*SW access dbg register*/
|
||||
target->debug_reason = DBG_REASON_BREAKPOINT;
|
||||
break;
|
||||
case DSCRV8_ENTRY_WATCHPOINT: /* asynch watchpoint */
|
||||
target->debug_reason = DBG_REASON_WATCHPOINT;
|
||||
break;
|
||||
case DSCRV8_ENTRY_EXCEPTION_CATCH: /*exception catch*/
|
||||
target->debug_reason = DBG_REASON_EXC_CATCH;
|
||||
break;
|
||||
default:
|
||||
target->debug_reason = DBG_REASON_UNDEFINED;
|
||||
break;
|
||||
|
||||
Reference in New Issue
Block a user