auracaster/openocd
3
0
Fork 1
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

target/cortex_m: do not expose BASEPRI and FAULTMASK registers

Browse Source 
on ARMv6M variants (mainly Cortex-M0 and Cortex-M0+) and
on ARMv8M baseline (e.g.Cortex-M23). The devices do not have
BASEPRI and FAULTMASK functionally implemented and the corresponding
register bits are just read as zero, write ignored.

ARMv6-M Architecture Reference Manual:

Table D3-2 Programmers’ model feature comparison

Reduced exception priority management: PRIMASK
special-purpose register. No support for changing the
priority of configurable exceptions when they are active.

Armv8-M Architecture Reference Manual:

B3.32 Special-purpose mask registers, PRIMASK, BASEPRI, FAULTMASK,
      for configurable priority boosting

A PE without the Main Extension implements PRIMASK, but does not
implement FAULTMASK and BASEPRI.

Change-Id: I332cc79718852c0109148817a214a2657960370b
Signed-off-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-on: https://review.openocd.org/c/openocd/+/9174
Tested-by: jenkins
Reviewed-by: zapb <dev@zapb.de>
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Tomas Vanek
2025-10-20 16:01:04 +02:00
committed by Antonio Borneo
parent 23fc7e9c96
commit dc187298ea
1 changed files with 16 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
src/target/cortex_m.c
View File

@@ -2887,7 +2887,7 @@ int cortex_m_examine(struct target *target)
if (armv7m->fp_feature != FPV5_MVE_F && armv7m->fp_feature != FPV5_MVE_I)
armv7m->arm.core_cache->reg_list[ARMV8M_VPR].exist = false;
if (cortex_m->core_info->arch == ARM_ARCH_V8M) {
if (armv7m->arm.arch == ARM_ARCH_V8M) {
bool cm_has_tz = cortex_m_has_tz(target);
bool main_ext = cortex_m_main_extension(target, cpuid);
bool baseline = !main_ext;
@@ -2908,6 +2908,11 @@ int cortex_m_examine(struct target *target)
armv7m->arm.core_cache->reg_list[ARMV8M_PSPLIM_NS].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_MSPLIM].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_PSPLIM].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_BASEPRI_S].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_FAULTMASK_S].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_BASEPRI_NS].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_FAULTMASK_NS].exist = false;
} else {
/* There is no separate regsel for msplim/psplim of ARMV8M mainline
with the security extension that would point to correct alias
@@ -2917,6 +2922,11 @@ int cortex_m_examine(struct target *target)
armv7m->arm.core_cache->reg_list[ARMV8M_PSPLIM].exist = false;
}
}
if (baseline) {
armv7m->arm.core_cache->reg_list[ARMV7M_BASEPRI].exist = false;
armv7m->arm.core_cache->reg_list[ARMV7M_FAULTMASK].exist = false;
}
} else {
/* Security extension and stack limit checking introduced in ARMV8M */
for (size_t idx = ARMV8M_TZ_FIRST_REG; idx <= ARMV8M_TZ_LAST_REG; idx++)
@@ -2924,6 +2934,11 @@ int cortex_m_examine(struct target *target)
armv7m->arm.core_cache->reg_list[ARMV8M_MSPLIM].exist = false;
armv7m->arm.core_cache->reg_list[ARMV8M_PSPLIM].exist = false;
if (armv7m->arm.arch == ARM_ARCH_V6M) {
armv7m->arm.core_cache->reg_list[ARMV7M_BASEPRI].exist = false;
armv7m->arm.core_cache->reg_list[ARMV7M_FAULTMASK].exist = false;
}
}
if (!armv7m->is_hla_target) {