77287b8d47
ESP32 is a dual core Xtensa SoC Not full featured yet. Some of the missing functionality: -Semihosting -Flash breakpoints -Flash loader -Apptrace -FreeRTOS Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com> Change-Id: I76fb184aa38ab9f4e30290c038b5ff8850060750 Reviewed-on: https://review.openocd.org/c/openocd/+/6989 Tested-by: jenkins Reviewed-by: Ian Thompson <ianst@cadence.com> Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
43 lines
2.0 KiB
C
43 lines
2.0 KiB
C
/***************************************************************************
|
|
* ESP32 target for OpenOCD *
|
|
* Copyright (C) 2017 Espressif Systems Ltd. *
|
|
* *
|
|
* This program is free software; you can redistribute it and/or modify *
|
|
* it under the terms of the GNU General Public License as published by *
|
|
* the Free Software Foundation; either version 2 of the License, or *
|
|
* (at your option) any later version. *
|
|
* *
|
|
* This program is distributed in the hope that it will be useful, *
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of *
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
|
|
* GNU General Public License for more details. *
|
|
* *
|
|
* You should have received a copy of the GNU General Public License *
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>. *
|
|
***************************************************************************/
|
|
|
|
#ifndef OPENOCD_TARGET_ESP32_H
|
|
#define OPENOCD_TARGET_ESP32_H
|
|
|
|
#include <target/xtensa/xtensa_regs.h>
|
|
|
|
#define ESP32_DROM_LOW 0x3F400000
|
|
#define ESP32_DROM_HIGH 0x3F800000
|
|
#define ESP32_IROM_LOW 0x400D0000
|
|
#define ESP32_IROM_HIGH 0x40400000
|
|
|
|
/* Number of registers returned directly by the G command
|
|
* Corresponds to the amount of regs listed in regformats/reg-xtensa.dat in the gdb source */
|
|
#define ESP32_NUM_REGS_G_COMMAND 105
|
|
|
|
enum esp32_reg_id {
|
|
/* chip specific registers that extend ISA go after ISA-defined ones */
|
|
ESP32_REG_IDX_EXPSTATE = XT_USR_REG_START,
|
|
ESP32_REG_IDX_F64R_LO,
|
|
ESP32_REG_IDX_F64R_HI,
|
|
ESP32_REG_IDX_F64S,
|
|
ESP32_NUM_REGS,
|
|
};
|
|
|
|
#endif /* OPENOCD_TARGET_ESP32_H */
|