Files
openocd/tcl/target
Oleksij Rempel c8c7788825 target|board: Add Intel (Altera) Arria 10 target and related board
Target information about this SoC can be found here:
https://www.altera.com/products/fpga/arria-series/arria-10/overview.html

Achilles Instant-Development Kit Arria 10 SoC SoM:
https://www.reflexces.com/products-solutions/development-kits/arria-10/achilles-instant-development-kit-arria-10-soc-som

Change-Id: Id78c741be6a8b7d3a70f37d41088e47ee61b437a
Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de>
Reviewed-on: http://openocd.zylin.com/4583
Tested-by: jenkins
Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2018-07-31 18:57:17 +01:00
..
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2010-08-15 21:54:01 +02:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2016-05-20 21:38:03 +01:00
2011-03-03 22:49:47 +01:00
2011-03-03 22:49:47 +01:00
2011-03-03 22:49:46 +01:00
2011-03-03 22:49:47 +01:00
2018-03-30 09:58:21 +01:00
2016-05-20 21:38:03 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-06-01 18:27:09 +00:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2015-11-03 21:45:28 +00:00
2018-03-30 09:58:21 +01:00
2011-05-03 22:07:01 +02:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2015-10-30 13:14:12 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2013-04-02 15:12:44 +00:00
2018-03-30 09:58:21 +01:00
2018-06-06 18:12:21 +01:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2010-03-15 08:37:43 -07:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2018-03-30 09:58:21 +01:00
2017-12-07 07:53:13 +00:00
2017-12-07 07:53:13 +00:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2014-09-22 19:39:24 +00:00
2016-05-20 21:38:03 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00
2018-03-30 09:58:21 +01:00

Prerequisites:
The users of OpenOCD as well as computer programs interacting with OpenOCD are expecting that certain commands
do the same thing across all the targets.

Rules to follow when writing scripts:

1. The configuration script should be defined such as , for example, the following sequences are working:
	reset
	flash info <bank>
and
	reset
	flash erase_address <start> <len>
and
	reset init
	load

In most cases this can be accomplished by specifying the default startup mode as reset_init (target command
in the configuration file).

2. If the target is correctly configured, flash must be writable without any other helper commands. It is
assumed that all write-protect mechanisms should be disabled.

3. The configuration scripts should be defined such as the binary that was written to flash verifies
(turn off remapping, checksums, etc...)

flash write_image [file] <parameters>
verify_image [file] <parameters>

4. adapter_khz sets the maximum speed (or alternatively RCLK). If invoked
multiple times only the last setting is used.

interface/xxx.cfg files are always executed *before* target/xxx.cfg
files, so any adapter_khz in interface/xxx.cfg will be overridden by
target/xxx.cfg. adapter_khz in interface/xxx.cfg would then, effectively,
set the default JTAG speed.

Note that a target/xxx.cfg file can invoke another target/yyy.cfg file,
so one can create target subtype configurations where e.g. only
amount of DRAM, oscillator speeds differ and having a single
config file for the default/common settings.