e7a745ed3b
Halting didn't work right in slow targets, because some code assumed the register cache is valid before it was guaranteed to be. Also made dbus_busy_delay and interrupt_high_delay grow faster, so that on slow targets it takes less time to learn the correct values. Change-Id: I948a49d4e3cd0638f5449ab94994406319fd5f42