auracaster/sw_openocd
3
0
Fork 0
forked from auracaster/openocd
Code Pull Requests Activity

target: fix minor typos and duplicated words

Browse Source 
Change-Id: I8deb0017dc66a243e3dd51e285aa086db500decd
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: http://openocd.zylin.com/5766
Tested-by: jenkins
This commit is contained in:
Antonio Borneo
2020-07-12 20:25:00 +02:00
parent 3e6f4f8b21
commit 480ba8ca88
47 changed files with 114 additions and 114 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/cortex_m.c
View File

@@ -113,7 +113,7 @@ static int cortexm_dap_write_coreregister_u32(struct target *target,
return retval;
if (target->dbg_msg_enabled) {
/* restore DCB_DCRDR - this needs to be in a seperate
/* restore DCB_DCRDR - this needs to be in a separate
* transaction otherwise the emulated DCC channel breaks */
if (retval == ERROR_OK)
retval = mem_ap_write_atomic_u32(armv7m->debug_ap, DCB_DCRDR, dcrdr);
@@ -951,7 +951,7 @@ static int cortex_m_step(struct target *target, int current,
* just step over the instruction with interrupts disabled.
*
* The documentation has no information about this, it was found by observation
* on STM32F1 and STM32F2. Proper explanation welcome. STM32F0 dosen't seem to
* on STM32F1 and STM32F2. Proper explanation welcome. STM32F0 doesn't seem to
* suffer from this problem.
*
* To add some confusion: pc_value has bit 0 always set, while the breakpoint