forked from auracaster/openocd
aarch64: cache identification for aarch32 state
Use proper T32 opcodes for cache identification when the PE is in Aarch32 state Change-Id: I9cd9169409889273a3fd61167f388e68d8dde86d Signed-off-by: Matthias Welwarsky <matthias.welwarsky@sysgo.com>
This commit is contained in:
@@ -160,6 +160,7 @@
|
||||
#define ARMV8_SYS(System, Rt) (0xD5080000 | ((System) << 5) | Rt)
|
||||
|
||||
enum armv8_opcode {
|
||||
READ_REG_CTR,
|
||||
READ_REG_CLIDR,
|
||||
READ_REG_CSSELR,
|
||||
READ_REG_CCSIDR,
|
||||
|
||||
Reference in New Issue
Block a user