auracaster/sw_openocd
3
0
Fork 0
forked from auracaster/openocd
Code Pull Requests Activity

Comment and doxygen fixes

Browse Source 
Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell
2009-12-09 10:25:08 -08:00
parent 26d7ed08f9
commit 910dd664ce
5 changed files with 25 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/target/arm_opcodes.h
View File

@@ -26,6 +26,11 @@
#ifndef __ARM_OPCODES_H
#define __ARM_OPCODES_H
/**
* @file
* Macros used to generate various ARM or Thumb opcodes.
*/
/* ARM mode instructions */
/* Store multiple increment after
@@ -145,9 +150,13 @@
/* Thumb mode instructions
*
* FIXME there must be some reason all these opcodes are 32-bits
* not 16-bits ... this should get either an explanatory comment,
* or be changed not to duplicate the opcode.
* NOTE: these 16-bit opcodes fill both halves of a word with the same
* value. The reason for this is that when we need to execute Thumb
* opcodes on ARM7/ARM9 cores (to switch to ARM state on debug entry),
* we must shift 32 bits to the bus using scan chain 1 ... if we write
* both halves, we don't need to track which half matters. On ARMv6 and
* ARMv7 we don't execute Thumb instructions in debug mode; the ITR
* register does not accept Thumb (or Thumb2) opcodes.
*/
/* Store register (Thumb mode)