contrib/firmware/angie: add new spartan6 VHDL code

Browse Source

This new code implement two FIFOs for handling TX and RX
JTAG data transfers, its simply receives data and send it
OUT to target chip in respect of JTAG protocol timing
constraints.
The IN FIFO receives data from target chip and send it
back to openocd.

Change-Id: I17c1231e7f4b0a6b510359fe147b609922e0809e
Signed-off-by: Ahmed BOUDJELIDA <aboudjelida@nanoxplore.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/8715
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>

...

This commit is contained in:

Ahmed BOUDJELIDA

2024-12-12 10:17:25 +01:00

committed by Antonio Borneo

parent 2f1a0ab35f

commit ceaa47a2aa

5 changed files with 514 additions and 109 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

src/jtag/drivers/angie/angie_bitstream.bit

Binary file not shown.