forked from auracaster/openocd
flash/nor: Add support for TI CC3220SF internal flash
Added cc3220sf flash driver to support the TI CC3220SF microcontrollers. Implemented flash driver to support the internal flash of the CC3220SF. The implementation does not support the serial flash of the CC32xx family that requires connection over UART, and not via JTAG/SWD debug. Added config files for both CC32xx devices (no flash) and CC3220SF (with flash). Updated to implement comments from code review. Additional updates to handle remaining comments from review. Additional updates per review. Added code to only request aligned writes and full 32-bit words down to flash helper algorithm. Updated for recent changes in OpenOCD flash code. Removed cc32xx.cfg file made obsolete by this patch. Change-Id: I58fc1478d07238d39c7ef02339f1097a91668c47 Signed-off-by: Edward Fewell <efewell@ti.com> Reviewed-on: http://openocd.zylin.com/4319 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
This commit is contained in:
committed by
Tomas Vanek
parent
a077715b71
commit
d02de3a8a9
@@ -5578,6 +5578,20 @@ Triggering a mass erase is also useful when users want to disable readout protec
|
||||
|
||||
@end deffn
|
||||
|
||||
@deffn {Flash Driver} cc3220sf
|
||||
The CC3220SF version of the SimpleLink CC32xx microcontrollers from Texas
|
||||
Instruments includes 1MB of internal flash. The cc3220sf flash driver only
|
||||
supports the internal flash. The serial flash on SimpleLink boards is
|
||||
programmed via the bootloader over a UART connection. Security features of
|
||||
the CC3220SF may erase the internal flash during power on reset. Refer to
|
||||
documentation at @url{www.ti.com/cc3220sf} for details on security features
|
||||
and programming the serial flash.
|
||||
|
||||
@example
|
||||
flash bank $_FLASHNAME cc3220sf 0 0 0 0 $_TARGETNAME
|
||||
@end example
|
||||
@end deffn
|
||||
|
||||
@deffn {Flash Driver} efm32
|
||||
All members of the EFM32 microcontroller family from Energy Micro include
|
||||
internal flash and use ARM Cortex-M3 cores. The driver automatically recognizes
|
||||
|
||||
Reference in New Issue
Block a user