Files
sw_openocd/src/target
Antonio Borneo 42097baf19 armv7a: read ttbcr and ttb0/1 at every entry in debug state
Commit bfc5c764df avoids reading
ttbcr and ttb0/1 at every virt2phys translation by caching them,
and it updates the cached values in armv7a_arch_state().
But the purpose of any (*arch_state)() method, thus including
armv7a_arch_state(), is to only print out and inform the user
about some architecture specific status.
Moreover, to reduce the verbosity during a GDB session, the
method (*arch_state)() is not executed anymore at debug state
entry (check use of target->verbose_halt_msg in src/openocd.c),
thus the state of translation table gets out-of-sync triggering
	Error: Address translation failure
or even using a wrong address in the memory R/W operation.

In addition, the commit above breaks the case of armv7r by
calling armv7a_read_ttbcr() unconditionally.

Fixed by moving in cortex_a_post_debug_entry() the call to
armv7a_read_ttbcr() on armv7a case only.
Remove the call to armv7a_read_ttbcr() in armv7a_identify_cache()
since it is (conditionally) called only in the same procedure
cortex_a_post_debug_entry().

Fixes: bfc5c764df ("armv7a: cache ttbcr and ttb0/1 on debug
state entry")
Change-Id: Ifc20eca190111832e339a01b7f85d28c1547c8ba
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: http://openocd.zylin.com/4601
Tested-by: jenkins
Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>
2018-07-22 09:09:06 +01:00
..
2018-01-16 09:05:41 +00:00
2018-03-30 09:58:21 +01:00
2016-07-19 10:45:16 +01:00
2016-05-24 22:30:55 +01:00
2016-05-24 22:30:01 +01:00
2018-04-10 09:13:02 +01:00
2018-04-10 09:13:02 +01:00
2017-02-10 14:18:34 +01:00
2016-05-24 22:30:01 +01:00
2018-06-04 09:16:08 +01:00
2018-03-16 08:58:06 +00:00
2018-03-16 08:58:06 +00:00
2018-07-13 09:18:14 +01:00
2016-05-24 22:30:55 +01:00
2018-01-25 16:43:49 +00:00
2016-05-24 22:30:01 +01:00
2016-05-24 22:30:55 +01:00
2016-05-24 22:30:01 +01:00
2016-05-24 22:30:55 +01:00
2016-05-24 22:30:01 +01:00
2018-03-30 09:58:21 +01:00
2018-06-04 09:16:08 +01:00
2017-05-08 18:04:56 +01:00
2018-06-04 09:16:08 +01:00
2016-05-24 22:30:01 +01:00
2018-03-27 09:15:27 +01:00
2018-07-13 09:18:21 +01:00
2016-12-08 12:34:53 +00:00
2016-05-24 22:30:55 +01:00
2017-12-07 07:53:13 +00:00
2018-07-18 21:27:12 +01:00
2018-06-04 09:16:08 +01:00
2016-05-24 22:30:01 +01:00
2016-05-24 22:30:01 +01:00
2016-05-24 22:30:55 +01:00
2018-01-25 16:43:49 +00:00
2016-05-24 22:30:55 +01:00