Files
sw_openocd/src/flash/nor
Tomas Vanek 608299484d flash/nor/psoc6: remove setting of xPSR.T bit from sromalgo_prepare()
PSoC6 erases flash to 0x00 not more common 0xff, so a device
with erased flash loads xPSR.T=0 from the zeroed reset vector.
Wrong thumb bit value caused a target algorithm failed with HardFault.
The low level write to xPSR solved the problem only if xPSR cached
copy was not marked dirty.

Later commit 49bd64347a fixed T setting
for all Cortex-M target algorithms.

Since 49bd64 this part of code is useless as xPSR target_start_algorithm()
sets always xPSR dirty so the effect of the low level write is eliminated
(and proper setting of thumb bit is ensured in target_start_algorithm())

Change-Id: I68aea5e921fbc6203f2fe91a45f10d22869327de
Signed-off-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-on: http://openocd.zylin.com/5875
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
2020-11-15 21:08:56 +00:00
..
2020-09-05 17:12:32 +01:00
2020-09-05 17:12:32 +01:00
2020-03-07 15:31:09 +00:00
2020-09-05 17:12:32 +01:00
2020-07-08 22:05:52 +01:00
2020-09-05 17:12:32 +01:00
2020-07-26 20:13:22 +01:00
2020-09-05 17:12:32 +01:00
2020-11-07 20:52:00 +00:00
2020-07-08 22:08:08 +01:00
2020-10-28 10:51:57 +00:00
2020-07-26 20:13:22 +01:00
2020-11-04 17:39:05 +00:00
2020-08-02 10:47:29 +01:00
2020-07-26 20:13:22 +01:00
2020-07-26 20:13:22 +01:00
2020-09-05 17:12:32 +01:00
2020-11-04 17:39:05 +00:00