Files
sw_openocd/src/target
Tomas Vanek 7d2ea186cf target/riscv: fix 'reset run' after 'reset halt'
'reset halt' does not clear DM_DMCONTROL_HALTREQ at deassert_reset().
If hw reset line is configured e.g. 'reset_config srst_only'
the folowing 'reset run' halts:

 > gd32v.cpu curstate
 running

 > reset halt
 JTAG tap: gd32v.cpu tap/device found: 0x1000563d (mfg: 0x31e ...
 > gd32v.cpu curstate
 halted

 > reset
 JTAG tap: gd32v.cpu tap/device found: 0x1000563d (mfg: 0x31e ...
 > gd32v.cpu curstate
 halted <<<<---- wrong!!!

 > reset
 JTAG tap: gd32v.cpu tap/device found: 0x1000563d (mfg: 0x31e ...
 > gd32v.cpu curstate
 running

Clear DM_DMCONTROL_HALTREQ when acking reset.

Change-Id: Iae0454b425e81e64774b9785bb5ba1d4564d940b
Signed-off-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-on: https://review.openocd.org/c/openocd/+/6961
Tested-by: jenkins
Reviewed-by: Tim Newsome <tim@sifive.com>
2022-05-18 09:03:41 +00:00
..
2021-07-20 14:52:25 +01:00
2021-05-01 14:35:09 +01:00
2021-05-22 10:06:45 +01:00
2016-05-24 22:30:55 +01:00
2021-07-20 14:52:25 +01:00
2018-04-10 09:13:02 +01:00
2021-07-20 14:52:25 +01:00
2021-05-01 14:35:09 +01:00
2020-03-12 10:11:19 +00:00
2021-07-24 10:37:25 +01:00
2021-07-24 10:37:25 +01:00
2021-05-22 10:06:45 +01:00
2016-05-24 22:30:55 +01:00
2021-07-24 10:37:25 +01:00
2021-07-24 10:37:25 +01:00
2018-12-12 08:47:44 +00:00
2018-12-12 08:47:44 +00:00
2021-07-24 10:37:25 +01:00
2016-05-24 22:30:55 +01:00
2021-07-20 14:53:03 +01:00
2019-11-28 16:59:15 +00:00
2020-07-08 22:08:08 +01:00
2019-11-28 16:59:15 +00:00
2017-05-08 18:04:56 +01:00
2021-05-01 14:35:09 +01:00
2021-06-18 23:14:09 +01:00
2021-05-01 14:35:09 +01:00
2020-12-02 23:15:52 +00:00
2022-05-07 11:04:18 +00:00
2021-05-01 14:35:09 +01:00
2016-05-24 22:30:55 +01:00