forked from auracaster/openocd
2374db956b
Historically swj_newdap was necessary to handle HLA properly.
Since commit 60f104f450 ("hla_transport: split command
registration per transport") there is no point in using
swj_newdap on SWD only devices.
No board files referring these targets select swd transport.
While on it remove useless endianness option handling.
Change-Id: I3b47750cc69fc9009fdd4cfdccfc213792d1b7ee
Signed-off-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-on: https://review.openocd.org/c/openocd/+/9433
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Tested-by: jenkins
72 lines
2.0 KiB
INI
72 lines
2.0 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# Microchip (former Atmel) SAM E54, E53, E51 and D51 devices
|
|
# with a Cortex-M4 core
|
|
#
|
|
|
|
#
|
|
# Devices only support SWD transports.
|
|
#
|
|
transport select swd
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME atsame5
|
|
}
|
|
|
|
# Work-area is a space in RAM used for flash programming
|
|
# By default use 32kB (the smallest RAM size is 128kB)
|
|
if { [info exists WORKAREASIZE] } {
|
|
set _WORKAREASIZE $WORKAREASIZE
|
|
} else {
|
|
set _WORKAREASIZE 0x8000
|
|
}
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x4ba00477
|
|
}
|
|
|
|
swd newdap $_CHIPNAME cpu -expected-id $_CPUTAPID
|
|
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME cortex_m -dap $_CHIPNAME.dap
|
|
|
|
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
|
|
|
|
# SAM DSU will hold the CPU in reset if TCK is low when RESET_N
|
|
# deasserts
|
|
#
|
|
# dsu_reset_deassert configures whether we want to run or halt out of reset,
|
|
# then instruct the DSU to let us out of reset.
|
|
$_TARGETNAME configure -event reset-deassert-post {
|
|
atsame5 dsu_reset_deassert
|
|
}
|
|
|
|
# SRST (wired to RESET_N) resets debug circuitry
|
|
# srst_pulls_trst is not configured here to avoid an error raised in reset halt
|
|
reset_config srst_gates_jtag
|
|
|
|
# Do not use a reset button with other SWD adapter than Atmel's EDBG.
|
|
# DSU usually locks MCU in reset state until you issue a reset command
|
|
# in OpenOCD.
|
|
|
|
# SAM E5x/D51 runs at SYSCLK = 48 MHz from RC oscillator after reset.
|
|
# Atmel's EDBG (on-board cmsis-dap adapter of Xplained kits) works
|
|
# without problem at clock speed over 5000 khz. Atmel recommends
|
|
# adapter speed less than 10 * CPU clock.
|
|
adapter speed 2000
|
|
|
|
if {![using_hla]} {
|
|
# if srst is not fitted use SYSRESETREQ to
|
|
# perform a soft reset
|
|
cortex_m reset_config sysresetreq
|
|
}
|
|
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
flash bank $_FLASHNAME atsame5 0x00000000 0 1 1 $_TARGETNAME
|