Files
sw_openocd/src/target
David Brownell 8a6d4ced4c ARM: setup "secure monitor mode" shadow regs
Teach the "armv4_5" register code to understand about the
secure monitor mode:

 - Add the other three shadowed registers to the arrays
 - Support another internal mode number (sigh) in mappings
 - Catch malloc/calloc failures building that register cache

This should kick in for Cortex-A8 and ARM1176.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
2009-11-18 13:23:00 -08:00
..
2009-11-16 09:58:11 -08:00
2009-11-17 23:50:26 -08:00
2009-11-16 09:58:11 -08:00
2009-11-17 23:50:23 -08:00
2009-11-17 23:50:26 -08:00
2009-11-17 23:50:23 -08:00
2009-11-16 00:35:24 -08:00
2009-11-13 11:58:14 -08:00
2009-11-13 11:58:14 -08:00
2009-11-16 00:35:24 -08:00
2009-11-16 00:35:24 -08:00
2009-11-17 23:50:23 -08:00
2009-11-17 23:50:23 -08:00
2009-11-13 11:58:10 -08:00
2009-11-14 02:22:37 -08:00
2009-11-13 11:58:14 -08:00
2009-11-16 00:35:24 -08:00
2009-11-13 11:58:14 -08:00
2009-11-13 11:58:13 -08:00
2009-11-16 15:47:09 -08:00
2009-11-16 15:47:09 -08:00
2009-11-13 11:58:13 -08:00
2009-11-17 09:06:45 -08:00
2009-11-13 11:58:11 -08:00
2009-11-13 11:58:11 -08:00
2009-11-16 17:55:30 -08:00
2009-11-13 11:58:14 -08:00
2009-11-18 03:34:52 -08:00
2009-11-16 09:57:59 -08:00
2009-11-17 23:50:26 -08:00
2009-11-13 11:58:14 -08:00