auracaster/openocd
3
0
Fork 1
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

tcl/target: Add RCPU support for Spacemit K1

Browse Source 
Add support for the Real-Time CPU (RCPU) of K1, which is a 32-bit RISC-V
N308 High-Efficiency Processor Core designed by Nuclei System Technology
Co. Ltd.

The JTAG interface can be configured to connect to either X60s or RCPU
processors. To enable JTAG for RCPU, set TARGET to "rcpu".

For example:
openocd -c "set TARGET rcpu" -f interface/cmsis-dap.cfg \
        -f target/spacemit-k1.cfg

Change-Id: I9cd62fac332137afac17efa52702818de8f0b6f5
Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech>
Reviewed-on: https://review.openocd.org/c/openocd/+/8821
Reviewed-by: liangzhen <zhen.liang@spacemit.com>
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Junhui Liu
2025-03-26 23:05:39 +08:00
committed by Antonio Borneo
parent 797dc7aba7
commit 498e559029
1 changed files with 35 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tcl/target/spacemit-k1.cfg
+35 -15
View File
@@ -10,6 +10,21 @@ transport select jtag
adapter speed 2000
# Set TARGET to "rcpu" to enable JTAG for RCPU
if { [info exists TARGET] } {
set _TARGET $TARGET
} else {
set _TARGET x60
}
if { $_TARGET == "rcpu" } {
set CPUTAPID 0x10308A6D
set DRVAL 0xe
} else {
set CPUTAPID 0x10000E21
set DRVAL 0xa
}
if { [info exists CHIPNAME] } {
set _CHIPNAME $CHIPNAME
} else {
@@ -23,44 +38,49 @@ if { [info exists CORES] } {
}
if { [info exists SECJTAG] } {
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10000E21
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id $CPUTAPID
} else {
jtag newtap pre unknown -irlen 1 -expected-id 0x00000000 -disable
jtag configure pre.unknown -event tap-enable ""
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10000E21 -disable
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id $CPUTAPID -disable
jtag configure $_CHIPNAME.cpu -event tap-enable ""
jtag newtap post unknown -irlen 9 -expected-id 0x08501C0D -ignore-version
jtag configure post.unknown -event setup {
global _CHIPNAME
global _CHIPNAME DRVAL
irscan post.unknown 0x98
drscan post.unknown 16 0xa
drscan post.unknown 16 $DRVAL
jtag tapenable pre.unknown
jtag tapenable $_CHIPNAME.cpu
}
}
set _TARGETNAME $_CHIPNAME.cpu
set DBGBASE {0x0 0x400}
set _smp_command "target smp"
set _TARGETNAME $_CHIPNAME.cpu_$_TARGET
for { set _core 0 } { $_core < $_cores } { incr _core } {
target create $_TARGETNAME.$_core riscv -chain-position $_TARGETNAME \
-coreid [expr {$_core % 4}] -dbgbase [lindex $DBGBASE [expr {$_core / 4}]]
if { $_TARGET == "rcpu" } {
target create $_TARGETNAME.0 riscv -chain-position $_CHIPNAME.cpu
} else {
set DBGBASE {0x0 0x400}
set _smp_command "target smp"
if { [expr {$_core % 4}] == 0 } {
$_TARGETNAME.$_core configure -rtos hwthread
for { set _core 0 } { $_core < $_cores } { incr _core } {
target create $_TARGETNAME.$_core riscv -chain-position $_CHIPNAME.cpu \
-coreid [expr {$_core % 4}] -dbgbase [lindex $DBGBASE [expr {$_core / 4}]]
if { [expr {$_core % 4}] == 0 } {
$_TARGETNAME.$_core configure -rtos hwthread
}
set _smp_command "$_smp_command $_TARGETNAME.$_core"
}
set _smp_command "$_smp_command $_TARGETNAME.$_core"
eval $_smp_command
}
eval $_smp_command
set _SPEED 8000
$_TARGETNAME.0 configure -event examine-start {