04c6a6ee0e
Add configuration files for Espressif RISC-V based chips: - ESP32-C2, ESP32-C3, ESP32-C6, ESP32-H2 target configs - Board configs for builtin USB-JTAG and FTDI interfaces while adding the new config files: - Fix indentation in existing Espressif config files - Adapt esp_common.cfg with RISC-V support - Add explicit 'transport select jtag' to interface configs to avoid 'DEPRECATED: auto-selecting transport' warning Change-Id: I45fcbca2fe50888750e2e98a0a6773de86aad6d0 Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com> Reviewed-on: https://review.openocd.org/c/openocd/+/9195 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
43 lines
976 B
INI
43 lines
976 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
#
|
|
|
|
# Source the ESP common configuration file.
|
|
source [find target/esp_common.cfg]
|
|
|
|
# Target specific global variables
|
|
set _CHIPNAME "esp32s2"
|
|
set _CPUTAPID 0x120034e5
|
|
set _ESP_ARCH "xtensa"
|
|
set _ONLYCPU 1
|
|
set _ESP_SMP_TARGET 0
|
|
set _ESP_SMP_BREAK 1
|
|
set _ESP_EFUSE_MAC_ADDR_REG 0x3f41A004
|
|
|
|
proc esp32s2_memprot_is_enabled { } {
|
|
# IRAM0, DPORT_PMS_PRO_IRAM0_0_REG
|
|
if { [get_mmr_bit 0x3f4c1010 0] != 0 } {
|
|
return 1
|
|
}
|
|
# DRAM0, DPORT_PMS_PRO_DRAM0_0_REG
|
|
if { [get_mmr_bit 0x3f4c1028 0] != 0 } {
|
|
return 1
|
|
}
|
|
# PERI1, DPORT_PMS_PRO_DPORT_0_REG
|
|
if { [get_mmr_bit 0x3f4c103c 0] != 0 } {
|
|
return 1
|
|
}
|
|
# PERI2, DPORT_PMS_PRO_AHB_0_REG
|
|
if { [get_mmr_bit 0x3f4c105c 0] != 0 } {
|
|
return 1
|
|
}
|
|
return 0
|
|
}
|
|
|
|
proc esp32s2_soc_reset { } {
|
|
soft_reset_halt
|
|
}
|
|
|
|
create_esp_target $_ESP_ARCH
|
|
|
|
source [find target/xtensa-core-esp32s2.cfg]
|