22a7bda336
Corrected the include path for max32xxx_common.cfg in some files. Cleaned up and standarised some comments in the max32... files. Change-Id: I94dcc7ba6868bdd9730f03d3aa76fcdbbae33c3e Signed-off-by: Mark O'Donovan <shiftee@posteo.net> Reviewed-on: https://review.openocd.org/c/openocd/+/9323 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
40 lines
792 B
INI
40 lines
792 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
# Maxim Integrated MAX3263x - Arm Cortex-M4F @ 96MHz
|
|
|
|
# Set the reset pin configuration
|
|
reset_config none
|
|
|
|
# Set flash parameters
|
|
set FLASH_BASE 0x0
|
|
set FLASH_SIZE 0x200000
|
|
set FLC_BASE 0x40002000
|
|
set FLASH_SECTOR 0x2000
|
|
set FLASH_CLK 96
|
|
set FLASH_OPTIONS 0x00
|
|
|
|
# Setup the reserved TAP
|
|
set RSV_TAP 1
|
|
|
|
source [find target/max32xxx_common.cfg]
|
|
|
|
# Create custom reset sequence
|
|
$_CHIPNAME.cpu configure -event reset-init {
|
|
|
|
# Reset the peripherals
|
|
mww 0x40000848 0xFFFFFFFF
|
|
mww 0x4000084C 0xFFFFFFFF
|
|
|
|
sleep 10
|
|
|
|
mww 0x40000848 0x0
|
|
mww 0x4000084C 0x0
|
|
|
|
# Reset the SP
|
|
set SP_ADDR [mrw 0x0]
|
|
reg sp $SP_ADDR
|
|
|
|
# Reset the PC to the Reset_Handler
|
|
set RESET_HANDLER_ADDR [mrw 0x4]
|
|
reg pc $RESET_HANDLER_ADDR
|
|
}
|