22a7bda336
Corrected the include path for max32xxx_common.cfg in some files. Cleaned up and standarised some comments in the max32... files. Change-Id: I94dcc7ba6868bdd9730f03d3aa76fcdbbae33c3e Signed-off-by: Mark O'Donovan <shiftee@posteo.net> Reviewed-on: https://review.openocd.org/c/openocd/+/9323 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
27 lines
642 B
INI
27 lines
642 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
# Maxim Integrated MAX32672 - Arm Cortex-M4F @ 100MHz
|
|
|
|
# Set the reset pin configuration
|
|
reset_config none
|
|
adapter srst pulse_width 200
|
|
|
|
# Set flash parameters
|
|
set FLASH_BASE 0x10000000
|
|
set FLASH_SIZE 0x80000
|
|
set FLC_BASE 0x40029000
|
|
set FLASH_SECTOR 0x2000
|
|
set FLASH_CLK 96
|
|
set FLASH_OPTIONS 0x01
|
|
|
|
# Use Serial Wire Debug
|
|
transport select swd
|
|
|
|
source [find target/max32xxx_common.cfg]
|
|
|
|
# Add additional flash bank
|
|
set FLASH_BASE 0x10080000
|
|
set FLC_BASE 0x40029400
|
|
|
|
flash bank $_CHIPNAME.flash1 max32xxx $FLASH_BASE $FLASH_SIZE 0 0 $_CHIPNAME.cpu \
|
|
$FLC_BASE $FLASH_SECTOR $FLASH_CLK $FLASH_OPTIONS
|